Optimization of Run-Time Reconfigurable Embedded Systems
نویسندگان
چکیده
Run-time reconfigurable approaches for FPGAs are gaining interest as they enlarge the design space for system implementation by sequential execution of temporally exclusive system parts on one or several FPGA resources. In [7], we introduced a novel methodology and a design tool for communication synthesis in reconfigurable embedded systems. In [5], this work was extended by a hierarchical reconfiguration structure that implements reconfiguration control. In this paper, we describe techniques that are employed to optimize the reconfiguration structure and its communication requirements. The optimizations reduce the required FPGA area and I/O pins.
منابع مشابه
Design of Partially Reconfigurable Systems: From Abstract Modeling to Practical Realization
The possibility of partial reconfiguration of FPGAs during run-time can be used to implement systems that adapt their execution area over time. Such resource optimization is especially beneficial in the embedded systems domain. However, for detailed investigations of partial reconfiguration, the two topics modeling and practical realization of reconfigurable systems must be rooted in the design...
متن کاملDynamically Co-synthesis of H/w & S/w and Optimization in Reconfigurable Embedded System
Field Programming Gate Array (FPGA) play an important role in reconfigurable computing. Reconfigurable computing has been used to build reconfigurable embedded system. Reconfigurable embedded System is dynamically changing in the hardware circuit at runtime with the reconfigurable characteristic of Programmable Logic Devices like FPGA, to give the system advantages in both hardware and software...
متن کاملDesign and Optimization of Dynamically Reconfigurable Embedded Systems
In this paper, we target on architecture consisting of a processor and a field programmable gate array (FPGA), where the FPGA can be reconfigured in run-time to perform different tasks. Dynamic reconfiguration provides a performance/cost advantage over load-time configuration, but a good design methodology is essential. We describe a C-based design flow for the architecture. To address the perf...
متن کاملA new project to address run-time reconfigurable hardware systems
This paper introduces a new project named Context Switching Reconfigurable Hardware for Communication Systems (COSRECOS) which was started autumn 2009. In this project, reconfigurable hardware technology (Field Programmable Gate Arrays FPGAs) will be applied for designing high performance computing systems for embedded communication systems. The overall goal of the project is to contribute in m...
متن کاملA Run-Time Partitioning Algorithm for RTOS on Reconfigurable Hardware
In today’s system design, reconfigurable computing plays more and more an important role. By the extension of reconfigurable devices like FPGAs with one or more CPUs new challenges in system design should be solved. These new hybrid FPGAs (e.g. Virtex-II Pro), provides a hardcore general-purpose processor (GPP) embedded into a field of programmable gate arrays. Furthermore, they offer partial r...
متن کامل